A 40k S/s 6‐Bit Flash ADC Circuit Design With Dual Positive‐Feedback Comparator Using InGaZnO Thin‐Film Transistors
Song Tang, Hongyu He, Peng Yang, Zhizhong Wang, Congwei Liao
Shenzhen University Shenzhen Technology University Yangtze University
阅读操作
确认中在文库中上传 PDF 后可生成中文音频讲解。
摘要与影响
This work presents a 6‐bit flash analog‐to‐digital converter (ADC) based on indium gallium zinc oxide (InGaZnO) thin‐film transistors (TFTs) featuring a high‐speed comparator with dual positive‐feedback loop. The proposed comparator thus achieves a DC gain of 47 dB, enabling a transient response below 3 and a minimum detectable voltage difference of 1 . In comparison, conventional InGaZnO TFT comparators typically exhibit response times exceeding 30 and minimum detectable voltages above 10 mV. Leveraging this high‐performance comparator, the full flash ADC integrates an InGaZnO TFT‐based encoder and resistor‐string digital‐to‐analog converter (R‐DAC). The designed ADC circuit obtains a sampling rate of 40k S/s with a maximum differential nonlinearity (DNL) of 0.44 least‐significant bit (LSB), a maximum integral nonlinearity (INL) of 0.76 LSB, and an active area of 25 mm 2 . The proposed ADC is promising for high‐end flexible electronics applications.
逐年被引趋势
暂无年度引用数据
关键指标
同类平均 = 1
同领域 · 同年份 · 同类型
Google Scholar 与 OpenAlex 的被引统计范围不同,数值存在差异属正常。
AI 辅助阅读
依据:摘要
可就本文提问;依据不足时会说明。
学术脉络
学科主题
工程Thin-Film Transistor Technologies
Analog and Mixed-Signal Circuit Design · Magnetic Field Sensors Techniques
参考文献 18
此处列出前 3 条