CMOS Demonstration of Negative Capacitance HfO 2 -ZrO 2 Superlattice Gate Stack in a Self-Aligned, Replacement Gate Process
Nirmaan Shanker, Matthew Cook, Suraj Cheema, Wenyu Li, Ravi Rastogi, Dominick Pipitone, C. Chen, Matthew Smith 等 14 位
University of California, Berkeley MIT Lincoln Laboratory Massachusetts Institute of Technology
阅读操作
确认中在文库中上传 PDF 后可生成中文音频讲解。
摘要与影响
We report on the successful integration of a low equivalent oxide thickness (EOT) negative capacitance (NC) gate stack – a 1.8 nm ferroelectric-antiferroelectric (FE-AFE) HfO2-ZrO2superlattice (HZH) [1] – into a 90 nm CMOS R&D technology, following a self-aligned, replacement gate process. The integrated gate oxides show an effective oxide thickness (EOT) of 7.5 Å on both p - and n-SOI MOSFETs. This amounts to a 2Å EOT lowering compared to conventional high-$\kappa$ dielectric HfO2due to the NC effect. Large intrinsic transconductance at $90\text{nm}L_{g},1.0\text{mS}/\mu\text{m}$ and $1.5\text{mS}/\mu\text{m}$ for p-FETs and n-FETs, respectively, exceeding Lgscaling trends for industry benchmarks, are demonstrated. The low EOT also increases the $90\text{nm}L_{g}\text{ON}$-current to levels approaching reports of semiconductor foundry nodes at much lower $L_{g}(\sim 30\text{nm})$. Successful CMOS circuits are also demonstrated.
逐年被引趋势
关键指标
同类平均 = 1
同领域 · 同年份 · 同类型
Google Scholar 与 OpenAlex 的被引统计范围不同,数值存在差异属正常。
AI 辅助阅读
依据:摘要
可就本文提问;依据不足时会说明。
学术脉络
学科主题
工程Ferroelectric and Negative Capacitance Devices
Semiconductor materials and devices · MXene and MAX Phase Materials
参考文献 3
此处列出前 3 条
引用本文 13
按被引量排序,此处列出前 3 条