Baseband and Audio Mixed-Signal Front-End IC for GSM/EDGE Applications
B. Baggini, P. Basedau, Rolf Becker, P. Bode, R. Burdenski, F. Esfahani, Willem H. Groeneweg, M. Helfenstein 等 11 位
Philips (Germany)
阅读操作
确认中在文库中上传 PDF 后可生成中文音频讲解。
摘要与影响
A complete mixed-signal front-end CMOS chip is presented, supporting GSM/EDGE as well as enhanced audio applications. The chosen solution for the transmit section is based on Laurent's approximation of the nonlinear GMSK modulator. This enables burst shaping in the I/Q domain thereby solving the problem of power ramping. Also, up to GPRS class 12 is supported. The receive section on the other hand consists of a low power dual mode continuous-time /spl Sigma//spl Delta/ ADC for I and Q, supporting ZIF and LIF modes of operation and achieving typically 12.5 bit of resolution under production conditions. An on-chip PLL, which supplies all blocks with various clock frequencies, additionally supports clock jitter suppression. The audio section comprises a codec supporting standard formats such as IIS and PCM. It features mono/stereo signaling from various sources in 16bit quality as well as high-drive buffers for 4 /spl Omega/ single-ended loads (capacitively coupled). The whole chip is powered from a 1.5/2.65 V supply voltage and consumes 22 mW in paging mode.
逐年被引趋势
关键指标
同类平均 = 1
同领域 · 同年份 · 同类型
Google Scholar 与 OpenAlex 的被引统计范围不同,数值存在差异属正常。
AI 辅助阅读
依据:摘要
可就本文提问;依据不足时会说明。
学术脉络
学科主题
工程Radio Frequency Integrated Circuit Design
Analog and Mixed-Signal Circuit Design · Advancements in PLL and VCO Technologies
参考文献 13
此处列出前 3 条
引用本文 20
按被引量排序,此处列出前 3 条