A Fully Integrated, Domino-Like-Buffered LDO Regulator With High Power-Supply Rejection Across the Full Frequency Spectrum

This article presents a fully integrated low-dropout (LDO) regulator that offers high power-supply rejection (PSR) across the full frequency spectrum. The proposed domino-like-buffered (DLB) design, which features multistage-cascaded buffers that progressively drive segmented pass transistors, significantly elevates non-dominant poles beyond the unity-gain frequency, thereby addressing stability challenges posed by the small output capacitor ($C_{\mathrm {L}}$). This advancement allows the full exploitation of the high PSR advantage inherent in the output-pole-dominant (OPD) LDO, even with a compact on-chip$C_{\mathrm {L}}$. Compared to traditional LDO designs, our approach can loosen the$C_{\mathrm {L}}$requirement by$2.4\times $to maintain the same phase margin (PM). The chip, fabricated in a 28-nm CMOS process, is designed to supply up to 10 mA of load current with a typical dropout voltage of 200 mV. Performance tests reveal an undershoot and overshoot of 51 and 50 mV, respectively, for a 9.8-mA load step. Despite its small on-chip$C_{\mathrm {L}}$of 50 pF, the DLB LDO demonstrates a worst case PSR of –28 dB across frequencies from 10 Hz to 1 GHz. It also occupies a minimal silicon area of 0.012 mm2, including the on-chip$C_{\mathrm {L}}$.