Low-Voltage, Low-Phase-Noise Ring Voltage-Controlled Oscillator Using 1/ f-Noise Reduction Techniques
Takeshi Yoshida, Naoya Ishida, Mamoru Sasaki, Atsushi Iwata
Hiroshima University
阅读操作
确认中在文库中上传 PDF 后可生成中文音频讲解。
摘要与影响
To improve the phase noise of a ring voltage-controlled oscillator (VCO), we describe two 1/ f -noise reduction techniques, which are a switched bias circuit (SBC) and a current source (CS) operating in the triode region. The ring VCO utilizing the 1/ f -noise reduction techniques was fabricated by 0.18-µm complementary metal–oxide–semiconductor (CMOS) technology, and it achieved 1 GHz oscillation, -68 dBc/Hz at a 100 kHz offset, and 710 µW power dissipation using a 1 V power supply. The proposed SBC and the CS operating in the triode region reduced the phase noise of the ring VCO by 3 and 7 dB, respectively. A phase-locked loop (PLL) implemented by the proposed ring VCO achieved 1 GHz oscillation, a -171 dBc/Hz figure of merit (FOM), and 1.2 mW power dissipation at a supply voltage of 1 V.
逐年被引趋势
关键指标
同类平均 = 1
同领域 · 同年份 · 同类型
Google Scholar 与 OpenAlex 的被引统计范围不同,数值存在差异属正常。
AI 辅助阅读
依据:摘要
可就本文提问;依据不足时会说明。
学术脉络
学科主题
工程Radio Frequency Integrated Circuit Design
Advancements in PLL and VCO Technologies · Analog and Mixed-Signal Circuit Design